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1 Introduction
Qualitative theory plays a key role in the analysis of nonlinear electrical and electronic
circuits. Qualitative results are related e.g. to stability properties of equilibria and operating
points [6, 16, 21, 27, 56], oscillations [12, 24, 36, 40], bifurcations [18, 38, 51] or chaotic
phenomena [3, 4, 31, 32, 37, 46, 59, 61]. These references are just a sample of the huge
literature addressing qualitative aspects in electrical and electronic engineering (cf. also [34]
and references therein). Recent approaches are based on the use of semistate (differential-
algebraic) circuit models, accommodating both nodal and hybrid techniques for setting up
the circuit equations [8, 9, 15, 22, 47, 48, 49, 57, 58].
In this context, we extend in the present paper our previous research concerning quali-
tative properties of electrical circuits [52, 53] by focusing on the hyperbolicity problem. A
linear time-invariant VIRLC circuit (that is, a circuit composed of independent voltage and
current sources, and linear time-invariant resistors, inductors, and capacitors) is said to be
hyperbolic if all the eigenvalues arising in the state-space description of the dynamics are
away from the imaginary axis. Non-hyperbolic configurations exhibiting purely imaginary
eigenvalues (PIEs) are important in linear circuit theory because they are responsible for
proper oscillations. This problem is also relevant in the nonlinear context since purely imag-
inary eigenvalues may be responsible for Hopf bifurcations (see e.g. Example 3 in subsection
5.4 below) resulting in practice in nonlinear oscillations.
The research here reported is driven by two goals: first, we aim to extend the results
of [53] by presenting a full characterization of so-called topologically non-hyperbolic config-
urations, which are those yielding purely imaginary eigenvalues for all positive values of
the capacitances and inductances involved in the circuit. We refer the reader to subsection
2.3 for a more detailed description of this goal in terms of the equations which govern the
circuit dynamics. Our second goal is to extend the hyperbolicity analysis to circuits with
memristors and other mem-devices (memcapacitors and meminductors) [14, 29, 30, 33, 41,
43, 44, 45, 50, 54]; these devices, whose origin can be traced back to the 1971 paper [5] by
Leon Chua, are taking a very relevant role in electronics, stemming from the report of the
design of a nanometer memristor by HP in 2008 [55].
Our approach is based on the use of time-domain branch-oriented circuit models which
capture explicitly the circuit topology; the differential-algebraic form of these models drives
the spectral study to a matrix pencil setting. We will also make use of several concepts and
results coming from digraph theory. All this material is compiled in Section 2. The first
goal mentioned above is tackled in Section 3, where we extend the scope of the framework
introduced in [53]; note that the results of [53] are restricted to circuits with one LC-loop
or one LC-cutset only. Certain graph-theoretic structures (called P-structures) arising in
the analysis will make it possible to extend those results to general circuits. Section 4 then
revisits some examples from [53], trying not only to illustrate these notions and results but
also to make it easier to read the proof of our main result, stated in Theorem 2. In Section
5 we extend the results to circuits with memristors, memcapacitors and meminductors, and
additional examples are discussed. Finally, concluding remarks are compiled in Section 6.
2
2 Digraphs, circuit models, and the hyperbolicity problem
2.1 Some results from digraph theory
We compile below several notions and results from digraph theory which will be used in our
analysis. Proofs and details can be found in [1, 2, 17]. We denote by b, n and c the number
of branches, nodes and connected components in the digraph, respectively.
Cutsets and loops. A subsetK of the set of branches of a digraph is a cutset if the removal
of K increases the number of connected components of the digraph, and it is minimal with
respect to this property, that is, the removal of any proper subset of K does not increase
the number of components.
Given an orientation in every cutset, the cutset matrix Q¯ = (qij) is defined as
qij =


1 if branch j is in cutset i with the same orientation
−1 if branch j is in cutset i with the opposite orientation
0 if branch j is not in cutset i.
The rank of Q¯ can be proved to be n − c; any set of n − c linearly independent rows of Q¯
defines a reduced cutset matrix Q ∈ R(n−c)×b. In a connected digraph, any reduced cutset
matrix has order (n− 1)× b.
Analogously, given an orientation in every loop, the loop matrix B¯ is defined as (bij),
with
bij =


1 if branch j is in loop i with the same orientation
−1 if branch j is in loop i with the opposite orientation
0 if branch j is not in loop i.
This matrix can be shown to have rank b−n+c. A reduced loop matrix B is any ((b−n+c)×b)-
submatrix of B¯ with full row rank.
If the columns of the reduced loop and cutset matrices B, Q of a digraph are arranged
according to the same order of branches, then BQT = 0, QBT = 0. Moreover, the relations
imQT = kerB and imBT = kerQ do hold, and therefore the cut space imQT spanned by
the rows of Q can be described as kerB and, analogously, the cycle space imBT spanned by
the rows of B equals kerQ (find details in [2]). The cut and cycle spaces are orthogonal to
each other.
Lemma 1. Let K be a subset of branches of a digraph. Then kerBK and kerQK are spanned
by maximal sets of independent K-cutsets and independent K-loops.
This means that dimkerBk and dimkerQK are defined by the number of independent
K-cutsets and K-loops, respectively. In particular, K does not contain cutsets (resp. loops)
if and only if BK (resp. QK) has full column rank.
3
Blocks. A key role in our analysis will be played by certain subgraphs called blocks.
Definition 1. A node is said to be an articulation if the removal of it and its incident
branches increases the number of connected components of the digraph.
Definition 2. A digraph is said to be non-separable if it is connected and has no articula-
tions.
Definition 3. A block is a maximal non-separable subgraph.
For our purposes, the main property of blocks is the one stated below.
Lemma 2. The branches of a block do not belong to any loop or cutset including branches
from outside the block.
Given a distinguished set of branches K, we will call a loop or cutset including elements
from both K and G−K a hybrid loop or cutset, respectively. Lemma 2 then says that the
branches of a block K do not take part either in hybrid loops or in hybrid cutsets. The
absence of hybrid loops can be seen as a direct consequence of the fact that two blocks can
have at most one common vertex (see e.g. [1, Th. 1.13]), whereas the corresponding assertion
for cutsets is explicitly stated in [1, Th. 3.23].
2.2 DAE models for nonlinear circuits
We will analyze in Sections 3 and 4 certain properties of (say, classical) electrical circuits
composed of resistors, capacitors, inductors, and independent voltage and current sources;
circuits with memristors and other mem-devices will be considered in Section 5. Provided
that capacitors and resistors are voltage-controlled, and that inductors are current-controlled,
the dynamics of a classical circuit can be described by the differential-algebraic system
C(vc)v
′
c = ic (1a)
L(il)i
′
l = vl (1b)
0 = Bcvc +Blvl +Brvr +Bjvj +Buvs(t) (1c)
0 = Qcic +Qlil +Qrir +Qjis(t) +Quiu (1d)
0 = ir − γ(vr), (1e)
where C(vc) and L(il) are the incremental capacitance and inductance matrices. For later
use we denote the incremental conductance matrix γ′(vr) by G(vr). In (1) we are split-
ting the vectors of branch voltages and currents as v = (vc, vl, vr, vj, vs(t)) and i =
(ic, il, ir, is(t), iu), the subscripts c, l, r, j, u corresponding to capacitors, inductors, re-
sistors, current sources and voltage sources, respectively. Note that for the voltage and
current sources we use directly the explicit excitation terms vs(t), is(t). Equations (1c) and
(1d) express Kirchhoff’s voltage and current laws in terms of the reduced loop and cutset
matrices B = (Bc Bl Br Bj Bu), Q = (Qc Ql Qr Qj Qu) introduced above.
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2.3 Linearization: the hyperbolicity problem
Let us now assume that all sources are DC ones (writing the excitation vectors as Vs and Is)
and fix the attention on an equilibrium point of (1), that is, a set of values for v and i which
annihilates the right-hand side of (1). By letting C, L and G stand for the capacitance,
inductance and conductance matrices at equilibrium, the linearization can be understood to
govern the dynamics of the linear circuit described by the equations
Cv′c = ic (2a)
Li′l = vl (2b)
0 = Bcvc +Blvl +Brvr +Bjvj +BuVs (2c)
0 = Qcic +Qlil +Qrir +QjIs +Quiu (2d)
0 = ir −Gvr. (2e)
In turn, the eigenvalues characterizing the dynamics of this circuit (and the local dynamics
of (1) near equilibrium) are defined by the spectrum of the matrix pencil

λC 0 −I 0 0 0 0 0
0 −I 0 λL 0 0 0 0
Bc Bl 0 0 Br 0 Bj 0
0 0 Qc Ql 0 Qr 0 Qu
0 0 0 0 G −I 0 0

 , (3)
that is, the set of values of λ which makes the matrix in (3) a singular one; cf. [20, 49].
The eigenvalue analysis can be driven to the RLC setting by working with the so-called
reduced circuit obtained after open-circuiting current sources and short-circuiting voltage
sources. For an RLC circuit the dynamical behavior is defined by the system
Cv′c = ic (4a)
Li′l = vl (4b)
0 = Bcvc +Blvl +Brvr (4c)
0 = Qcic +Qlil +Qrir (4d)
0 = ir −Gvr, (4e)
the matrix pencil associated with (4) being

λC 0 −I 0 0 0
0 −I 0 λL 0 0
Bc Bl 0 0 Br 0
0 0 Qc Ql 0 Qr
0 0 0 0 G −I

 . (5)
Note that in (4) and (5), B = (Bc Bl Br) and Q = (Qc Ql Qr) are reduced loop and
cutset matrices of the digraph which underlies the circuit obtained after open-circuiting
current sources and short-circuiting voltage sources.
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The pencil (3) or, equivalently, (5), and in turn the linear circuit models (2) and (4), are
hyperbolic if they don’t display purely imaginary eigenvalues λ = ±ωj.The chance to tackle
the problem in the RLC setting is based on the following result, which is proved in [53].
Proposition 1. Assume that a given VIRLC circuit has neither V-loops nor I-cutsets. The
spectrum of the matrix pencil (3) coincides with that of the pencil (5), provided that the
latter is defined by the RLC circuit obtained after open-circuiting current sources and short-
circuiting voltage sources.
Our goal in this paper will be to characterize the circuit configurations which lead to
purely imaginary eigenvalues for all positive values of the capacitances and inductances,
not only in the classical setting here described (our results in this context extending those
presented in [53]) but also for circuits with mem-devices (cf. Section 5).
3 Topologically non-hyperbolic configurations in classical circuits
In light of (5) the analysis of non-hyperbolic circuit configurations involves looking for solu-
tions λ of the form ±ωj for the system
λCvc = ic (6a)
λLil = vl (6b)
0 = Bcvc +Blvl +Brvr (6c)
0 = Qcic +Qlil +Qrir (6d)
0 = ir −Gvr. (6e)
Our results will focus on solutions λ = ±ωj with ω ∈ R− {0}; see Theorem 1 below for the
case λ = 0. Note also that, as far as resistors are strictly passive, the actual conductance
values are known to be irrelevant (cf. Proposition 2 below). The analysis will be based on
the following hypotheses.
Working hypotheses. We will assume throughout Section 3 that the incremental ca-
pacitance and inductance matrices C and L are diagonal with positive entries, and that the
incremental conductance matrix G is positive definite. Additionally, the circuits will have
neither IC-cutsets (that is, cutsets formed just by current sources and/or capacitors) nor
VL-loops (namely, loops defined by voltage sources and/or inductors only).
A matrixM is positive definite if uTMu > 0 for any non-vanishing real vector u we do not
assume M to be symmetric. The assumptions on the circuit matrices mean that there is no
coupling among reactive elements, and that all devices are strictly locally passive. In turn,
the absence of IC-cutsets and VL-loops rules out zero eigenvalues (cf. Theorem 1 below).
Note that IC-cutsets include in particular C-cutsets and, analogously, L-loops are particular
instances of VL-loops; it is also worth remarking that open-circuiting the current sources
in an IC-cutset leads to a C-cutset and, similarly, short-circuiting voltage sources within a
VL-loop yields an L-loop.
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3.1 Previous results
IC-cutsets and VL-loops define topologically non-hyperbolic configurations, since (for posi-
tive definite matrices C, L, G) they are known to characterize the existence of zero eigen-
values [25, 26, 39, 52, 53].
Theorem 1. The matrix pencil (3) has a zero eigenvalue if and only if the circuit has at
least one IC-cutset or one VL-loop.
As stated in the working hypotheses above, we will preclude these configurations in order
to focus the hyperbolicity analysis on the existence of non-zero, purely imaginary eigenvalues.
Eigenvectors associated with purely imaginary eigenvalues must necessarily have vanish-
ing voltage and current in the resistor branches, as shown in Proposition 6 of [53] and stated
below.
Proposition 2. Any eigenvector associated with a PIE verifies vr = ir = 0.
3.2 LC-blocks lead to PIEs
The following statement expresses a well-known property in circuit theory.
Proposition 3. All eigenvalues of an LC-circuit are purely imaginary.
Proof. In the absence of resistors, the pencil (5) reads

λC 0 −I 0
0 −I 0 λL
Bc Bl 0 0
0 0 Qc Ql

 . (7)
Assume that (xTa , x
T
b , x
T
c , x
T
d ) 6= 0 is a left-eigenvector. This means that
λxTaC + x
T
c Bc = 0 (8a)
−xTb + x
T
c Bl = 0 (8b)
−xTa + x
T
dQc = 0 (8c)
λxTb L+ x
T
dQl = 0, (8d)
and then
λxTdQcC + x
T
c Bc = 0 (9a)
λxTc BlL+ x
T
dQl = 0. (9b)
Let us multiply (9a) by QTc xd; the transpose of the resulting equation, using the symmetry
of C, is
λx∗dQcCQ
T
c xd + x
∗
dQcB
T
c xc = 0. (10)
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Analogously, multiplying the conjugate of (9b) by BTl xc one gets
λx∗cBlLB
T
l xc + x
∗
dQlB
T
l xc = 0. (11)
Since QcB
T
c +QlB
T
l = 0, the sum of (10) and (11) yields
λx∗dQcCQ
T
c xd + λx
∗
cBlLB
T
l xc = 0. (12)
The factors multiplying λ and λ are real because both C and L are symmetric. The real
part of (12) then reads
Reλ(x∗dQcCQ
T
c xd + x
∗
cBlLB
T
l xc) = 0. (13)
Additionally, due to the fact that C and L are positive definite, the assumption Reλ 6= 0
would imply xTdQc = 0, x
T
c Bl = 0. In turn this would mean x
T
c Bc = 0, x
T
dQl because of
(9). Since both (Qc Ql) and (Bc Bl) have full row rank, we would derive x
T
c = 0, x
T
d = 0
which, together with xTa = 0, x
T
b = 0 from (8b) and (8c), lead to a contradiction since
(xTa , x
T
b , x
T
c , x
T
d ) was supposed not to vanish.
2
Proposition 4. Consider a VIRLC circuit. If after open-circuiting current sources and
short-circuiting voltage sources there exists an LC-block, then the circuit has a PIE.
This is an immediate consequence of Proposition 3 above and the decoupled structure
of the pencil (7) in the presence of a block, since according to Lemma 2 a block displays
no hybrid loops or cutsets. Note that an eigenvalue-eigenvector pair of the LC-block can be
extended to an eigenvalue-eigenvector pair of the whole circuit just by setting the remaining
entries in the eigenvector to zero.
3.3 Statement of the main result
The converse of Proposition 4 is not true: the examples discussed in [53] (cf. also Section 4
below) show that there are RLC circuits without LC-blocks displaying PIEs for certain values
of the reactances. However, one may conjecture that if a circuit has PIEs for all positive
values of the reactances, it must be because an LC-block is exhibited after open-circuiting
current sources and short-circuiting voltage sources. This is a natural conjecture, but its
proof turned out to be more difficult than expected. The remainder of Section 3 is devoted
to show that this conjecture (stated as Theorem 2 below) is actually true.
Theorem 2. A VIRLC circuit has a PIE for all positive values of capacitances and in-
ductances if and only if, after open-circuiting current sources and short-circuiting voltage
sources, the reduced circuit exhibits an LC-block.
The “if” part is already stated in Proposition 4. We need to prove that the “only if” part
is true. In the sequel we work with the reduced RLC circuit (that is, the circuit obtained
after open-circuiting current sources and short-circuiting voltage sources) without further
mention; note that the assumed exclusion of IC-cutsets and VL-loops precludes C-cutsets
and L-loops in the reduced circuit.
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3.4 P-structures
The key aspect in the proof of Theorem 2 emanates from the following remarks. In the light
of Proposition 2, the eigenvalue-eigenvector equations (6) read
λCvc = ic (14a)
λLil = vl (14b)
Bcvc +Blvl = 0 (14c)
Qcic +Qlil = 0, (14d)
for which a solution λ = ωj 6= 0 is assumed to exist for all positive values of C and L. Of
course, the actual values of λ and ω will depend on C, L.
Fix a set of values for C and L, and focus on the non-vanishing entries of vc, vl, ic and il
within an associated eigenvector. Note that, from (14a) and (14b), exactly the same entries
vanish in the voltage and the current vector. Additionally, not all vl’s (hence not all il’s)
can vanish since, otherwise, the equation Bcvc = 0 resulting from (14c) would indicate the
existence of a C-cutset (cf. Lemma 1). Analogously, not all ic’s (hence not all vc’s) may
vanish since Qlil = 0 from (14d) would signal an L-loop, using again Lemma 1.
Let K stand for the set of capacitive and inductive branches with non-vanishing voltage
and current in the above-referred eigenvector. Use a subscript k to denote the corresponding
(non-vanishing) entries of vc, vl, ic and il, and also to specify the submatrices of Bc, Bl, Qc
and Ql defined by the columns which correspond to K-branches, as well as the capacitances
and inductances of the K-branches. With this notation, from (14) we get
λCkvck = ick (15a)
λLkilk = vlk (15b)
Bckvck +Blkvlk = 0 (15c)
Qckick +Qlkilk = 0. (15d)
The fact that all vck and vlk within equation (15c) do not vanish indicate, in the light
of Lemma 1, that every K-branch forms at least one cutset just with other K-branches.
Indeed, since (vck, vlk) ∈ ker(Bck Blk), this vector can be written as a linear combination of
vectors describing K-cutsets; additionally, every K-branch must have a non-vanishing entry
in at least one of these vectors since, otherwise, the corresponding entry in vck or vlk would
vanish.
Proceeding analogously, (15d) indicates that every K-branch forms at least one loop just
with other K-branches.
Definition 4. A set K of capacitive and inductive branches, together with their incident
nodes, is said to form a P-structure if every branch in K forms at least one cutset and at
least one loop just with other branches from K.
Examples of P-structures can be found in Figure 2 below. It is worth clarifying that the
cutset and the loop arising in this definition do not need to include all the branches in K;
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nor it must happen that the cutset and the loop involve the same branches. For the sake of
terminological simplicity we will use K also to mean the subgraph defined by the K-branches
and their incident nodes.
The “P” within the term “P-structure” comes from “PIE”. This term, however, should
not be erroneously understood to guarantee the existence of a PIE; it just reflects the fact
that these structures are the candidates which may (but not necessarily do) support the
existence of a PIE.
In the light of Definition 4, the discussion above indicates that the branches corresponding
to the non-vanishing entries of an eigenvector associated with a PIE form a P-structure.
Briefly, we will say that the PIE-eigenvector arises from this P-structure.
An LC-block which does not amount to a single branch can be checked to be a P-structure
(note, incidentally, that the P-structures from which a PIE-eigenvector arises include at least
two branches, namely a capacitor and an inductor). Certainly, the converse is not true. The
proof of Theorem 2 is closely related to this fact. The idea of the proof is that the values
of the capacitances and inductances of each P-structure, if it is not a block, must satisfy
certain restrictions in order to allow for the existence of PIEs. Therefore, in order to have
a PIE for all positive values of the capacitances and the inductances, at least one of these
P-structures must be an LC-block. This is detailed in subsection 3.5 below.
Some instances of P-structures. The notion of a P-structure can be illustrated by
means of the circuits in Figure 1, already analyzed in [53]. Both circuits have a unique
P-structure, as displayed in Figure 2. In both cases the P-structure is defined by the four
reactances. In the circuit depicted on the left, the four reactances define simultaneously a
loop and a cutset. In the circuit on the right, there are two loops (defined by L1, C1 and by
L2, C2, respectively) and just one cutset defined by the four reactances.
R2C1
L1
L2
R1
C2
C1L1
R1
R2
L2C2
Figure 1: RLC circuits.
3.5 Proof of Theorem 2
Assume that (vc, vl, ic, il) is an eigenvector associated with a PIE of an RLC circuit (possibly
arising as the reduction of a VIRLC circuit in which current sources are open-circuited and
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R2C1
L1
L2
R1
C2
C1L1
R1
L2C2
R2
Figure 2: P-structures.
voltage sources short-circuited). Consider the associated P-structure K signaled by the non-
vanishing entries of this eigenvector, and recall the relations depicted in (15). Let bk, nk and
ck stand for the number of branches, nodes and connected components of K.
Lemma 3. If the P-structure K is not a block, then the rank of Bk = (Bck Blk) is greater
than bk − nk + ck; if it is a block then rkBk = bk − nk + ck.
Proof. Since K is a (sub)circuit, it has bk − nk + ck independent loops. Assume, without
loss of generality, that the first rows of the original loop matrix B are defined from these
bk − nk + ck independent loops.
Note that Bk = (Bck Blk) is a submatrix of B including entries from all of the rows, and
that Bk has at least rank bk−nk+ck since the first bk−nk+ck rows are linearly independent.
Write as B˜k the submatrix of Bk defined by the first bk − nk + ck rows, and note that this is
a reduced loop matrix of the K-subcircuit.
Suppose that K is not a block; this means that there exists a hybrid loop (cf. Lemma
2), namely, a loop including some branches from K and some others (label them with Z)
which are not in K. Such a hybrid loop can be used to define a row of B in a way such that
the corresponding row of the submatrix Bk is linearly independent of the first bk − nk + ck
ones. Assume it is not. Write the hybrid-loop row of Bk as a linear combination of the
bk − nk + ck first ones. In the full B matrix, substract from the hybrid-loop row this linear
combination, and note that the Z entries do vanish in the first bk−nk+ck rows. This results
in an element of the cycle space which consists only of the Z-entries of the hybrid loop, but
this is impossible since this would correspond to a “subloop” of the original hybrid loop.
This means that the existence of a hybrid loop makes the rank of the submatrix Bk
greater than bk − nk + ck. Hence, if the P-structure is not a block, then the rank is greater
than bk−nk+ ck. Notice also that if K is a block, then the rank of Bk is bk−nk+ ck because
the remaining rows in B have zeros in the K-entries.
2
Regarding the cutset matrix Q, notice that kerQk is spanned by linearly independent
K-loops. Since the K-loops are the same in the original circuit and in the K-subcircuit, this
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means that kerQk equals ker Q˜k, where Q˜k is any (reduced) cutset matrix of the K-circuit.
According to the construction in Lemma 3 above, the first bk − nk + ck rows of (15c)
read B˜kvk = 0, where vk stands for (vck, vlk). Additionally, the above-mentioned identity
kerQk = ker Q˜k means that (15d) can be recast as Q˜kik = 0, the vector ik standing for
(ick, ilk). This yields the following result.
Lemma 4. A PIE of the original circuit is also a PIE of the corresponding K-subcircuit, the
non-vanishing entries of the original eigenvector defining an eigenvector of the K-subcircuit.
These properties make it possible to prove our main statement.
Proof of Theorem 2. The proof is crucially based on the fact that all PIE-eigenvectors
must arise from some P-structure, according to Lemma 4.
Fix a P-structure K. We can choose the values of capacitances and inductances of the
K-subcircuit in such a way that all eigenvalues of that subcircuit are simple. Moreover, this
is true for parameter values lying on an open dense subset in Rbk+ , where bk is the number
of branches in K (and R+ is the set of positive real numbers). This is a consequence of the
fact that eigenvalues are given by the roots of the polynomial defined by the determinant of
(7), which has the form p(λ,C, L) = am(C,L)λ
m + am−1(C,L)λ
m−1 + . . . + a0(C,L). Note
that a0(C,L) 6= 0 because the absence of C-cutsets and L-loops rules out null eigenvalues.
Multiple eigenvalues are defined by the intersection of p(λ,C, L) = 0 and pλ(λ,C, L) = 0
and, therefore, occur only on a lower dimensional set of the parameter space. This means
that the set of values of Ck, Lk for which all eigenvalues are simple is open and dense in R
bk
+ ,
and implies that the corresponding branch equations have generically corank one, namely,
that the coefficient matrix of
λCkvck = ick (16a)
λLkilk = vlk (16b)
B˜ckvck + B˜lkvlk = 0 (16c)
Q˜ckick + Q˜lkilk = 0 (16d)
has generically corank one when λ = ωj is an eigenvalue of the K-subcircuit. Write the
corresponding linear system as

λCk 0 −I 0
0 −I 0 λLk
B˜ck B˜lk 0 0
0 0 Q˜ck Q˜lk




vck
vlk
ick
ilk

 = 0. (17)
Now, for an eigenvalue of the K-subcircuit to be an eigenvalue of the original circuit, not
only (16c) has to be satisfied, but also the additional conditions coming from (15c). This
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means that the system 

λCk 0 −I 0
0 −I 0 λLk
Bck Blk 0 0
0 0 Q˜ck Q˜lk




vck
vlk
ick
ilk

 = 0 (18)
must have a non-trivial solution for the same value of λ.
The coefficient matrix of (18) is a row-enlargement of that of (17), which as indicated
above has generically corank one. If (18) has a non-trivial solution, the additional rows in
(18) must be linearly dependent on those of (17) (always for generic values of C, L). Provided
that the P-structure K is not a block, there is at least one additional row in the Bk rows of
(18) coming from a hybrid loop. We know from the proof of Lemma 3 that this row cannot
be expressed as a linear combination of the rows coming from B˜k only. Obviously, it cannot
be written just in terms of the B˜k and Q˜k rows, either. Therefore, this linear dependence
relation involves (some of) the Ck, Lk rows. Hence, if it is at all possible that system (18)
has a non-vanishing solution, at least one algebraic restriction on the values of Ck and Lk
must necessarily be met. We conclude that reactive values leading to PIEs, if any, must lie
on a lower dimensional set.
Altogether, the reasoning above shows that, for a PIE associated with a given P-structure
K which is not a block, either it must happen that the PIE is a multiple eigenvalue of the
K-subcircuit (and this may happen only for values of Lk, Ck lying on a lower dimensional
set), or at least one restriction on the values of these reactances imposed by the existence
of a hybrid loop must be met. Since this holds for all P-structures, and there is only a
finite number of them, the fact that none of them is a block restricts the possible values of
inductances and capacitances to a finite union of lower dimensional sets, which obviously
cannot fill the whole Rbc+bl+ space. This completes the proof of Theorem 2.
2
4 RLC examples
Consider the two circuits displayed in Figure 1. None of the P-structures shown in Figure 2 is
a block and, therefore, none of these circuits can be topologically non-hyperbolic, according
to Theorem 2. In the sequel we use these circuits to illustrate the reasoning which supports
this result. We believe that these examples should be of help for the reader to understand the
discussion of Section 3. In particular, by means of the circuit on the left of Figure 1 we show
how hybrid loops impose restrictions on the reactive values which yield PIEs, whereas the
circuit on the right will be used to illustrate that multiple eigenvalues of the LC-subcircuit
associated with a P-structure may lead to PIEs of the original circuit.
4.1 Example 1
Focus the attention on the circuit on the left of Figure 1. The LC-subcircuit defined by the
P-structure is depicted in Figure 3.
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C1
L1
L2
C2
Figure 3: LC-subcircuit.
This is a tank circuit, with two capacitors and two inductors connected in series; the
corresponding matrix pencil has a zero eigenvalue due to the presence of a C-cutset, an
infinite eigenvalue due to the L-cutset, and a unique (hence simple) pair of purely imaginary
eigenvalues given by
λ = ±
√
−
C1 + C2
C1C2(L1 + L2)
. (19)
Our aim is to illustrate how the hybrid loops in the full RLC circuit impose additional
constraints on the reactive values which keep (19) as a PIE of the original circuit. The
matrix arising in (17), which characterizes the eigenvalues of this LC-subcircuit, reads

λC1 0 0 0 −1 0 0 0
0 λC2 0 0 0 −1 0 0
0 0 −1 0 0 0 λL1 0
0 0 0 −1 0 0 0 λL2
1 1 −1 −1 0 0 0 0
0 0 0 0 1 0 1 0
0 0 0 0 0 1 0 1
0 0 0 0 1 0 0 1


. (20)
In particular, the fifth row of this matrix arises from Kirchhoff’s voltage law when applied to
the LC-loop, whereas the sixth, seventh and eighth rows correspond to the current equations
defined by the C1-L1, C2-L2 and C1-L2 cutsets of the LC-subcircuit.
Now, for the PIE (19) to be an eigenvalue of the original circuit, not only the homogeneous
linear equations defined by (20) but also the additional ones arising in (18) must have a non-
zero solution. These additional equations stem from the fact that the P-structure is not a
block, and hence the hybrid loops will impose additional requirements. Two hybrid loops
linearly independent of the LC-loop (cf. Figure 1) are defined by C1, L1, R2 and C1, L2, R1,
respectively. They define two extra rows yielding non-zero entries within the (Bc Bl) block
of the coefficient matrix, namely(
1 0 −1 0 0 0 0 0
1 0 0 −1 0 0 0 0
)
. (21)
All but the fifth row of the matrix in (20) can be easily checked to be linearly independent.
Hence, for (19) to be a PIE of the original circuit, the two rows of (21) must be linearly
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dependent on those seven. Writing down the linear dependence relation for the first row, that
is, for the first hybrid loop, and skipping computations for the sake of brevity, one gets the
extra relation λ = ±
√
−(L1C1)−1. Together with (19), this imposes the algebraic relation
L1C1 = L2C2 as a necessary restriction for the existence of a PIE in the original circuit.
Note that this is already enough to show in practice that the circuit cannot be topologically
non-hyperbolic.
Proceeding analogously with the second row of (21), which comes from the second hybrid
loop, we get the additional relation L1C2 = L2C1 and, together with the one above, we get
L1 = L2, C1 = C2 as necessary relations for the existence of a PIE.
This is of course consistent with the results of [53]. Notice, however, that the approach
there makes crucial use of the fact that this circuit has a unique LC-cutset. The use of
P-structures overcomes this limitation and therefore extends the scope of [53].
4.2 Example 2
The circuit on the right of Figure 1 illustrates how multiple eigenvalues of the LC-subcircuit
defined by a P-structure may well lead to PIEs in the original circuit. The P-structure
depicted on the right of Figure 2 yields an LC-subcircuit defined by two independent tanks,
as shown in Figure 4.
C1 L2L1 2C
Figure 4: Double tank LC-subcircuit.
Certainly, the eigenvalues of this circuit are given by
λ1,2 = ±
√
−
1
L1C1
, λ3,4 = ±
√
−
1
L2C2
, (22)
which are simple if L1C1 6= L2C2 and double if L1C1 = L2C2.
Proceeding as in Example 1, the reader can check that, under the assumption L1C1 6=
L2C2, none of these PIEs of the LC-subcircuit yield an eigenvalue of the original RLC circuit.
By contrast, the assumption L1C1 = L2C2, which makes the PIE of the LC-circuit a double
one, indeed leads to a PIE of the original circuit. In this case, this is a consequence of the
fact that the double eigenvalue has index one and therefore the matrix (17) has corank two.
Since no more than one hybrid loop (e.g. the one defined by the two capacitors and the two
resistors) can be added to the LC-loops in a linearly independent manner, the matrix (18)
will still be rank-deficient, showing that indeed the PIE will be an eigenvalue of the original
circuit. As above, the results are consistent with the ones presented in [53], again without
the need to use the fact that the circuit has a unique LC-cutset.
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5 Circuits with mem-devices
We detail in this Section how to extend the results presented above to circuits including
mem-devices, namely, memristors, memcapacitors and meminductors. These devices are
being the object of much ongoing research in nonlinear circuit theory and electronics, not
only from an analytical point of view [5, 14, 33, 41, 50, 54, 55] but also regarding applications
in many different fields: see e.g. [29, 30, 43, 44, 45] and references therein.
5.1 Memristors, memcapacitors and meminductors
Circuit elements with memory (sometimes referred to as mem-devices) have been the object
of a great attention in the last three years [14, 29, 30, 33, 41, 43, 44, 45, 50, 54, 55]. The origin
of these devices can be found in Chua’s 1971 paper [5]. For symmetry reasons, Chua pos-
tulated the existence of a nonlinear circuit element with a characteristic relating charge and
flux, since resistors, capacitors and inductors already involved the current-voltage, voltage-
charge and current-flux pairs. The report in 2008 of a nanometer device with a memristive
characteristic (cf. [55]) had a great impact, and much research has been focused on this
device since then. Memcapacitors and meminductors, introduced by Di Ventra et al. in [14],
have also received considerable attention.
A memristor can be either charge-controlled or flux-controlled. The former has a char-
acteristic of the form
ϕ = φ(q),
whereas for the latter the constitutive relation reads as
q = σ(ϕ). (23)
For the sake of simplicity we will focus the attention on flux-controlled memristors, although
the results can be extended without difficulty to circuits including also charge-controlled
ones. Differentiating the characteristic (23) and using the identities q′ = i, ϕ′ = v, one gets
the current-voltage relation
i = W (ϕ)v, (24)
where W (ϕ) = σ′(ϕ) is the so-called memductance. This circuit element can be considered
as a voltage-controlled resistor in which the conductance depends on ϕ(t) =
∫ t
−∞
v(τ)dτ ,
thereby keeping track of the device history (hence the memory resistor or memristor name).
In a charge-controlled setting the voltage-current relation has the form
v = M(q)i, (25)
where M(q) = φ′(q) is the memristance. Note that both φ and σ must be actually nonlinear
since otherwise the device would make no difference to a linear resistor.
Reactive elements with memory may be defined in a similar way. Specifically, a memca-
pacitor is governed by a relation of the form
q = Cm(ϕ)v, (26)
16
so that the (mem-)capacitance Cm depends on ϕ =
∫
v. A meminductor is defined by
ϕ = Lm(q)i, (27)
the (mem-)inductance Lm now depending on q =
∫
i. Find details in [14].
5.2 Circuit model and equilibria
The circuit model (1) may be expanded to accommodate also memristors, memcapacitors
and meminductors, as detailed in what follows. As indicated above, for the sake of simplicity
we assume the memristors to be flux-controlled. This yields the differential-algebraic model
C(vc)v
′
c = ic (28a)
L(il)i
′
l = vl (28b)
ϕ′mc = vmc (28c)
q′mc = imc (28d)
ϕ′ml = vml (28e)
q′ml = iml (28f)
ϕ′m = vm (28g)
0 = Bcvc +Blvl +Bmcvmc +Bmlvml +Brvr +Bmvm +Bjvj +Buvs(t) (28h)
0 = Qcic +Qlil +Qmcimc +Qmliml +Qrir +Qmim +Qjis(t) +Quiu (28i)
0 = qmc − Cm(ϕmc)vmc (28j)
0 = ϕml − Lm(qml)iml (28k)
0 = ir − γ(vr) (28l)
0 = im −W (ϕm)vm, (28m)
where the subscripts m, mc and ml correspond to memristors, memcapacitors and memin-
ductors, respectively.
Equilibrium points are defined by the vanishing of the right-hand side of (28). It is easy
to check that at equilibrium all voltages and currents in memristors, memcapacitors and
meminductors are null, and so they are qmc and ϕml because of (28j)-(28k). In what follows
we show how the results of Section 3 can be extended to the linearization of circuits with
mem-devices at equilibria.
5.3 Linearization
In the linearization about any equilibrium point, one can check that the partial derivatives
with respect to ϕm, ϕmc and qml of the map defining the right-hand side of (28) do vanish
identically, because of the identities vm = 0, vmc = 0, iml = 0 at equilibrium. This means
that the linearization displays a null eigenvalue whose geometric multiplicity equals the total
number of mem-devices. The remaining eigenvalues are defined by the eigenvalue-eigenvector
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equations
λCvc = ic (29a)
λLil = vl (29b)
λqmc = imc (29c)
λϕml = vml (29d)
0 = Bcvc +Blvl +Bmcvmc +Bmlvml +Brvr +Bmvm (29e)
0 = Qcic +Qlil +Qmcimc +Qmliml +Qrir +Qmim (29f)
0 = qmc − Cmvmc (29g)
0 = ϕml − Lmiml (29h)
0 = ir −Gvr (29i)
0 = im −Wvm, (29j)
obtained after short-circuiting voltage sources and open-circuiting current sources. Here C,
L, Cm, Lm, G and W are the capacitance, inductance, memcapacitance, meminductance,
conductance and memductance matrices at equilibrium. By means of a Schur reduction
[28, 49] we may describe, via (29g)-(29h), the solutions of (29) in terms of those of
λCvc = ic (30a)
λCmvmc = imc (30b)
λLil = vl (30c)
λLmiml = vml (30d)
0 = Bcvc +Bmcvmc +Blvl +Bmlvml +Brvr +Bmvm (30e)
0 = Qcic +Qmcimc +Qlil +Qmliml +Qrir +Qmim (30f)
0 = ir −Gvr (30g)
0 = im −Wvm. (30h)
The key remark is that, grouping together capacitors and memcapacitors, inductors and
meminductors, and resistors and memristors, system (30) is formally identical to (6), in the
understanding that C, L and G in (6) correspond in (30) to the block-diagonal matrices
defined by C and Cm, L and Lm, and G and W, respectively. This fact supports Theorem 3
below, which is an analog of Theorem 2 for circuits with mem-devices. We denote by m the
total number of memristors, memcapacitors and meminductors.
Theorem 3. Assume that, at a given equilibrium, the matrices C, Cm, L, Lm are diago-
nal with positive entries, that G and W are positive definite, and that the circuit does not
have either cutsets formed just by current sources and/or capacitors and/or memcapacitors
or loops defined by voltage sources and/or inductors and/or meminductors. Disregarding
m null eigenvalues associated with mem-devices, the circuit has a pair of purely imaginary
eigenvalues for all positive values of capacitances, memcapacitances, inductances and me-
minductances if and only if, after open-circuiting current sources and short-circuiting voltage
sources, the reduced circuit exhibits a capacitive-inductive block.
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Certainly, a capacitive-inductive block may now be composed of capacitors, memcapaci-
tors, inductors and/or meminductors. As in the setting of Section 3, the block must include
at least one capacitive and one inductive element for a PIE to exist.
5.4 Example 3
The circuit depicted in Figure 5 is proposed in [45] as a scheme to couple two quantum bits
(cf. [11, 13, 42, 60]). Each qubit is defined by the series connection of a voltage source, a
linear capacitor and a Josephson junction. The use of a memcapacitor is aimed at controlling
the interaction between both qubits by pre-setting the value of the memcapacitance Cm. In
what follows we examine how the presence of small memristive currents within the Josephson
junctions affects the existence of purely imaginary eigenvalues in this circuit, and address
certain related bifurcations.
C1 C2
JJ
V
C
V
m
1 1 2 2
0
V
Figure 5: Memcapacitive coupling of two quantum bits.
The Josephson junction, which consists of two superconductors separated by an insu-
lating layer, can be modelled as a nonlinear, flux-controlled inductor with a current-flux
characteristic of the form
il = I0 sin(k0ϕl), (31)
for certain physical constants I0, k0 [10]. Provided that cos(k0ϕl) 6= 0, the incremental
inductance is
L(ϕl) =
1
I0k0 cos(k0ϕl)
.
However, as detailed in [7], a small memristive current in parallel should also be taken into
account in an accurate model of the Josephson junction. This memristive current is governed
by
im = I1 cos(k1ϕm)vm, (32)
for certain constants I1, k1. The memductance reads as
W (ϕm) = I1 cos(k1ϕm).
Note that this expression may become negative for certain values of ϕm. We ignore other
parasitic effects which are not relevant to our analysis. Replacing in Figure 5 both junctions
by the parallel connection of a nonlinear inductor and a memristor governed by (31) and
(32), respectively, we get the circuit depicted in Figure 6.
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W2L1
C1 C2
1V V2W
Cm
V0
L1 2
Figure 6: Equivalent circuit.
The uncoupled case, Cm = 0. Let us first consider the dynamics of the circuit displayed
in Figure 6 when Cm = 0, that is, in the absence of the memcapacitor. In this situation
both qubits are uncoupled and their dynamics can be analyzed independently. For notational
simplicity, denote by V , C, L,W the DC voltage, capacitance, inductance and memductance
of the (say) left qubit. The dynamics is defined by the model
Cv′c = I0 sin(k0ϕl) +W (ϕm)(V − vc) (33a)
ϕ′l = V − vc (33b)
ϕ′m = V − vc. (33c)
Equilibria are defined by vc = V and sin(k0ϕl) = 0, without restrictions on ϕm. Fix e.g.
ϕl = 0, which yields a positive incremental inductance L in the Josephson junction. The
linearization of (33) at this equilibrium can be easily checked to exhibit a null eigenvalue
and a conjugate pair
λ =
−W
2C
±
√(
W
2C
)2
−
1
LC
. (34)
No purely imaginary eigenvalues are displayed if W 6= 0. However, if W = 0 we get
λ = ±j
√
1
LC
. (35)
This is a consequence of the fact that, ignoring memristive currents, each uncoupled qubit
amounts to a (nonlinear) tank circuit after short-circuiting the voltage source, hence dis-
playing a PIE in the linearized problem, as expected. Noteworthy, (34) can be seen as an
unfolding of (35): when W becomes negative the pair of conjugate eigenvalues cross the
imaginary axis towards the right half-plane and the equilibrium undergoes a Hopf bifurca-
tion.
Our goal is to examine whether PIEs are also displayed in the presence of the memca-
pacitor when one memductance vanishes, and if our framework may shed some light in this
regard. This task is undertaken below.
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Memcapacitive coupling, Cm 6= 0. Let us drive our attention back to the circuit of
Figure 6 with Cm 6= 0. Inspired on the discussion presented above for the case Cm = 0,
one may conjecture if the vanishing of either W1 or W2 (but not both) is enough to support
the existence of a pair of purely imaginary eigenvalues in the linearized circuit dynamics.
As detailed later, checking whether this conjecture is true or not is by no means a trivial
computation; it does not seem to have an easy response without the results discussed in this
paper, either.
Assume e.g. that W1 > 0, W2 = 0. By short-circuiting the voltage sources, one gets the
reduced circuit displayed in Figure 7.
L1C1 C2W
Cm
L1 2
Figure 7: Reduced circuit with W2 = 0.
Theorem 3 shows that the above conjecture is actually false if we seek for the existence
of PIEs for arbitrary (albeit positive) values of Cm, Ci, Li (i = 1, 2). This is a consequence
of the fact that no capacitive-inductive block (in this case, a block composed of inductors,
capacitors and/or the memcapacitor) is displayed in the reduced circuit. But our framework
makes it possible to say more: the circuit has no PIEs for any single set of positive values of
Cm, Ci, Li if W1 > 0, W2 = 0. Indeed, a P-structure is needed for a PIE to be displayed, but
the reduced circuit in Figure 7 has no P-structures. This claim can be checked as follows: all
cutsets including C1 or L1 include also W1, and therefore both C1 and L1 are precluded in
any (tentative) P-structure. Such a P-structure should then involve L2, C2 and/or Cm, but
the only loop within this set is the one defined by L2 and C2; they do not form a cutset, and
the one that they define together with Cm involves the memcapacitor, which in turn does
not form a loop just with C2 and/or L2. No P-structure may then support the existence of
a PIE in the setting considered above, that is, if W1 > 0, W2 = 0; obviously, the same is
true by symmetry if W1 = 0, W2 > 0.
It is not a simple task to compute the eigenvalues of the linearized dynamics in order
to show in practice that no PIEs are displayed. In this case, the determinant of the matrix
pencil characterizing the spectrum of the linearized problem can be written, for arbitrary
values of Cm, Ci, Li, Wi (i = 1, 2), as λ
3p(λ, z); for the sake of notational simplicity, we
group together all the parameters Cm, C1, C2, L1, L2, W1, W2 into a single vector z. The
triple zero owes to the two memristors and the memcapacitor, each one being responsible
for a null eigenvalue. In turn, p can be written as
p(λ, z) = a4λ
4 + a3λ
3 + a2λ
2 + a1λ+ a0, (36)
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the coefficients of (36) being
a4 = kL1L2(C1C2 + C1Cm + C2Cm)
a3 = kL1L2((C1 + Cm)W2 + (C2 + Cm)W1)
a2 = k(L1C1 + L2C2 + (L1 + L2)Cm + L1L2W1W2)
a1 = k(L1W1 + L2W2)
a0 = k
with k = (L1L2C1C2)
−1. The fact that a double PIE cannot exist is a simple consequence of
the non-vanishing of a3 and a1 when W1 > 0, W2 = 0 and all inductances and capacitances
are strictly positive. It is more difficult to rule out simple PIEs; we may in this case resort
to the Routh-Hurwitz criteria for purely imaginary eigenvalues discussed in [35]. As detailed
there, the existence of a simple PIE requires that the relation
a21a4 + a0a
2
3 − a1a2a3 = 0 (37)
holds. The expression depicted in (37) can be written as a cubic polynomial in W2 with
coefficients depending on Cm, Ci, Li, W1; in particular, the independent term (the only one
which does not necessarily vanish withW2) is k
3L31L2C
2
mW
2
1 . Provided thatW1 > 0,W2 = 0,
and that all inductances and capacitances are strictly positive, this expression cannot vanish
and this confirms that, indeed, there are no simple PIEs.
Note that this kind of computation is not feasible for more complex problems, whereas
our theoretical discussion reduces the analysis to a topological check in the circuit. The
absence of PIEs if both W1 and W2 are strictly positive can be derived from our framework
in a similar way. Finally, if both W1 and W2 vanish, then the whole reduced circuit is a
capacitive-inductive block and the existence of PIEs for arbitrary positive values of Cm, Ci
and Li follows.
6 Concluding remarks
In this paper we have characterized topologically non-hyperbolic configurations in strictly
passive circuits, yielding purely imaginary eigenvalues for all values of the capacitances
and inductances. Our approach captures explicitly the circuit topology by means of branch-
oriented DAE models. The use of so-called P-structures makes it possible to extend the scope
of our framework beyond the setting considered in [53], which only applies to circuits with
a unique LC-loop or a unique LC-cutset. Additionally, we have shown how to accommodate
mem-devices (namely, memristors, memcapacitors and meminductors) in the hyperbolicity
analysis. Several examples illustrate our results.
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